I. INTRODUCTION
Manchester coding technique is a digital coding technique in which all the bits of the binary data are arranged in a particular sequence. Here a bit '1' is represented by transmitting a high voltage for half duration of the input signal and for the next halftime period an inverted signal will be send. When transmitting '0' in Manchester format, for the first half cycle a low voltage will send, and for the next half cycle a high voltage is send. The advantage of Manchester coding is that, when sending a data having continuous high signals or continuous low signal (e.g.: 11110000), it is difficult to calculate the number of 1 S and Os in the data. Because there is no transition from low to high or high to low for a particular time period (Here it is 4 x T, T is the time duration for a single pulse). The detection is possible only by calculating the time duration of the signal. But when we code this signal in Manchester format there will always be a transition from high to low or low to high for each bit. Thus for a receiver it is easier to detect the data in Manchester format and also the probability for occurrence of an error is very low in Manchester format and it is a universally accepted digital encoding technique. The dedicated short range communication is a protocol for one or two way medium range communication. The DSRC can be briefly classified into two categories: Automobile to automobile and automobile-to roadside. In automobile-to-automobile, the DSRC enables the message sending and broadcasting among automobile. The automobile-to road side focuses on the intelligent transportation service, such as electronic toll collection (ETC).The DSRC architecture having the transceiver. The transceiver having the baseband processing, RF front end and microprocessor the microprocessor is used to transfer the instruction to the baseband processing and RF front end. The RF front end is used to transmit and receive the wireless signals using the antenna. The baseband processing is responsible for modulation, error correction, encoding and synchronization. The transmitted signal consists of the arbitrary binary sequence, it is very difficult to obtain the dc-balance.the fm0 and Manchester is providing the transmitted signal and then the dc-balance. The (SOLS) similarity oriented logic simplification having the two methods: area compact retiming and balance logic operation sharing. The area compact retiming used to reduce the transistor counts the balance logic operation sharing is used to combine the fm0 and Manchester encoding. The system architecture of DSRC transceiver is shown in Fig1. The upper and bottom parts are dedicated for transmission and receiving, respectively. This transceiver is classified into three basic modules: microprocessor, baseband processing, and RF frontend. The microprocessor interprets instructions from media access control to schedule the tasks of baseband processing and RF front-end. The baseband processing is responsible for modulation, error correction, clock synchronization, and encoding. The RF frontend transmits and receives the wireless signal through the antenna. The DSRC standards have been established by several organizations in different countries. These DSRC standards of America, Europe, and Japan are shown in Table I . The data rate individually targets at 500 kb/s, 4 Mb/s, and 27 Mb/s with carrier frequency of 5.8 and 5.9 GHz. The modulation methods incorporate amplitude shift keying, phase shift keying, and orthogonal frequency division multiplexing. Generally, the waveform of transmitted signal is expected to have zero mean for robustness issue, and this is also referred to as dc-balance.
II. LITERATURE SURVEY
The transmitted signal consists of arbitrary binary sequence, which is difficult to obtain dc balance. The purposes of FM0 and Manchester codes can provide the transmitted signal with dc-balance. Both 
III. DESIGN OF FM0 &MANCHESTER CODE
The need for SOLS technique is to design a fully reused VLSI architecture for FM0 and Manchester codes. SOLS technique is having two core concepts: area-compact retiming and balance logic operation sharing .The VLSI architecture of FM0 and Manchester code is shown in Fig.2 The SOLS technique improves the HUR from 57.14% to 100%, whether the FM0 or Manchester code is adopted. Thus, the SOLS technique provides a fully reused VLSI architecture for FM0 and Manchester encodings with the HUR of 100%. The logic functions of SOLS technique can be realized by various logic functions to optimize more performance such as area, power, and speed. The proposed SOLS technique is developed from the architecture perspective to achieve 100% HUR. If the logic components in SOLS architecture are designed using static CMOS, the Manchester delay is seriously limited owing to too many transistors in the critical path of Manchester encoder. To further reduce the transistor count in Manchester encoding path, the transmission-gate logic is considered in the circuit designs of MUX−1, MUX−2 and XNOR. The propagation delay of transmission-gate logic is less than that of static CMOS. Applying the transmission gate logic can compact the transistor count to reduce the propagation delay.
IV. EXPERIMENT RESULTS & DISCUSSION

A. Experiment Environment
This paper is compared with the existing articles. These articles are implemented in two kinds of design-flows. The literatures [5] and [6] are realized with full-custom and the literatures [8] - [10] are designed with FPGA. To give an objective evaluation, the proposed VLSI architecture is realized with both design-flows, as listed in Table II . The design flow of the full-custom is Taiwan Semiconductor Manufacturing Company (TSMC) 0.18-μm 1P6M CMOS technology, and the Xilinx development board is adopted for the FPGA design-flow. The performance of full-custom design flow is from post layout simulation, and its layout view is shown in Fig. 3 . The performances of [5] , [6] , and [8] - [10] are listed in Table III . Note that [7] is excluded since it further involves Miller encoding, which is out of the scope of this performance evaluation. The CMOS technologies of these works include 0.35 μm, 90 nm, which are not identical to 0.18 μm adopted in this paper. To normalize the process parameters due to different CMOS technologies, the CMOS process scaling of the constant field theorem is applied. The normalization equations are given as follows: Where the f0.18μm, P0.18μm, and A0.18μm represent the normalized operation frequency, power, and area for 0.18-μm CMOS process. The α is a scaling factor defined as
B. Comparison with Sophisticated Articles
This paper adopts the proposed SOLS technique to construct a fully reused VLSI architecture for both FM0 and Manchester encodings. Every logic component of this design is not only used in FM0 encoding, but also in Manchester encoding. None of them is wasted in either encoding function; therefore, the HUR of the proposed VLSI architecture is as high as 100%. The performance evaluation classifies the electrical characteristics into the operation frequency, the power consumption, and the area. They are all normalized to 0.18 μm for an objective evaluation by (1). For Manchester encoding, the operation frequency of this paper is comparable with that of [5] , but slower than that of [6] . The literature [6] is dedicated to optimize the signal path by reducing the number of transistors, and thereby has faster operation frequency. Instead, this paper integrates the signal paths of both FM0 and Manchester encodings together. This causes the overhead on the operation frequency of Manchester encoding. Suppose its operation frequency can be scaled up to 2 GHz by 5.14 times and so does its power consumption, which is 1.44 mW at 2 GHz. The proposed design consumes a comparable power of 1.58 mW at 2 GHz. The Manchester encoder of [10] consists of an inverter and a two-input 1-bit multiplexer. To obtain an objective evaluation, it is rebuilt with the identical FPGA device, Xilinx FPGA Spartan 2. This design involves fewer components in Manchester encoding and exhibits a higher operation frequency of 612 MHz. For FM0 encoding, [9] (3) where γ, f, C, and V denote the switching-activity, operation frequency, equivalent capacitance of a circuitry node, and supply voltage, respectively. The circuitry node in a CMOS circuit generally means one of three terminals of a CMOS transistor: source, drain, and gate. Note that the body is connected to power supply or ground. Every circuitry node is connected to each other, and total parasitic capacitance of a circuitry node is lumped into C. Both FM0 and Manchester encodings are performed on same VLSI architecture, and their C and V are identical to each other. Suppose that both FM0 and Manchester encoders are operated at the same f.. In the Manchester encoding sets the Mode = 1 and CLR = 0. In other words, the Q of DFFB is kept at logic-0 in Manchester encoding. The transistor count of DFFB is 44% of total transistor count. It is equivalent that the DFFB almost dominates 44% of all switching-activity. The Manchester encoding saves the switching-activity of DFFB, and thereby exhibits lower switching-activity. Instead, the FM0 encoding activates all logic components, and certainly leads to a higher switching-activity compared with that of Manchester encoding. The power profiling of both FM0 and Manchester encodings is shown in Fig.4 . The operation frequency ranges from 27 to 900 MHz for FM0 encoding and to 2 GHz for Manchester encoding, respectively. Since the switching activity of FM0 encoding is higher than that of encoding, FM0 encoding has more power consumption than Manchester encoding at the same operation frequency. The SOLS technique integrates Manchester and FM0 encodings into fully reused hardware architecture. Obviously, the coding procedure of FM0 is more complex than that of Manchester. The data path of Manchester encoding is restricted to that of FM0 encoding. Then, the operation frequency of Manchester encoding is also limited by that of FM0 encoding. Our work targets at an efficient integration of hardware devices for Manchester encoding and FM0 encoding instead of operation frequency and power consumption. Generally, more coding methods hardware architecture can support more hardware devices it requires A performance evaluation is given under identical conditions for a more objective evaluation. A building block that can perform FM0 and Manchester encodings is considered an evaluation platform. The literatures [5] , [6] , and [8] - [10] are dedicated for either FM0 or Manchester encoding. To make these literatures fit the evaluation platform; the FM0 logic is implemented in full-custom to combine [5] and [6] and in FPGA to combine [8] and [10] . The Manchester logic of Fig. 6 is realized in FPGA to combine [9] . Table IV shows the implementation result of FM0 and Manchester logics. The evaluation platform consists of two coding methods, and how to efficiently allocate hardware devices to perform them is a critical design issue for performance evaluation. To measure the device-efficiency of each work, two Figs of merits (FOMs) are defined as follows:
where the data rate is either for FM0 or Manchester encoding. Total coding modes denote how many coding methods a hardware architecture can support. In this evaluation platform, total coding modes are set to 2, representing FM0 and Manchester encodings. The total devices mean the total transistor count and total FPGA resource for full-custom and FPGA designs, respectively. FPGA resource incorporates Slice, FlopFlip, LUTs, and Bonded IOBs. The total FPGA resource is a summation of the FPAG resource used in both Manchester and FM0 encodings. Similarly, the total data rate is a summation of the data rates of both FM0 and Manchester encodings. The data date of each work is identical to the operation frequency of each work.
ISSN: 2394 -2584 www.internationaljournalssrg.org Page 20 (1) and (2), as previously shown in Table VII . Hence, the compensation of technology-dependent differences on data rate is considered in FOM1. The FOM1 means how high the data rate a single device can contribute on average is. The FOM2 represents how many devices are required for a single coding mode on average. This performance evaluation is classified into two categories: FM0 and Manchester encodings in Tables V and VI, respectively. For FM0 encoding, this paper exhibits outstanding FOM1, FOM2, and HUR in comparison with [9] . For Manchester encoding, the FOM1 of this paper is less than that of [10] by 15.35%. However, this paper has almost half the FOM2 of and 2.8 times the HUR. In full-custom design flow, this paper still has higher performance on FOM1, FOM2, and HUR compared with [5] and [6] . Therefore, the SOLS technique presents a quite competitive performance on deviceefficiency.
C. FPGA Prototyping
This paper is also implemented with FPGA not only for an objective comparison but also for the functional prototyping, as shown in Fig. 5 . However, the signal-transition of FM0 and Manchester codes is not aligned to the positive-or negative-edge trigger. To be compatible with the synchronization of FPGA, two sets of clock, CLKEXT and CLKINT, are adopted in this FPGA prototyping system. The frequency of CLKEXT is twice as fast as that of CLKINT. The faster CLKEXT is used to synchronize every signal inside FPGA. The slower CLKINT is for the encoding manipulation of FM0 and Manchester codes. The waveforms of the functional verification are shown in Fig. 6 , where the FM0 and Manchester encodings are shown in Fig. 6(a) and (b) , respectively.
V. CONCLUSION.
In this paper, SOL's technique was effective implemented for power and coding efficient VLSI architecture. The SOL'S technique eliminates the limitation on hardware utilization by two core techniques: area compact retiming and balance logicoperation sharing. The coding-diversity between FM0 and Manchester encodings causes the limitation on hardware utilization of VLSI architecture design. A limitation analysis on hardware utilization of FM0 and Manchester encodings is discussed in detail The areacompact retiming relocates the hardware resource to reduce the transistors. The balance logic-operation sharing efficiently combines FM0 and Manchester encodings with the identical logic components. This paper is realized in180nm technology with outstanding device efficiency. The power consumption is 29392.843nW for Manchester encoding and FM0 encoding.
